CrawlJobs Logo
Etched Logo Etched · IT - Software Development

ASIC Architect

United States, San Jose 200000.00 - 265000.00 USD / Year · Job Posted February 18, 2026
Apply Position
Job Link Share

Job Description

We are seeking a talented Computer Architect to join our architecture team and contribute to the design of next-generation AI accelerators. This role focuses on developing and optimizing compute architectures that deliver exceptional performance and efficiency for transformer workloads. You will work on cutting-edge architectural problems and performance modeling with deep cross-functional collaboration to bring innovative chip designs from concept to silicon.

Job Responsibility

  • Microarchitecture & dataflow innovation: Design and analyze chip architectures optimized for AI/ML workloads, with focus on throughput, latency, and power efficiency
  • Design next-generation silicon: Contribute to power and area estimation methodologies for early-stage, next generation architectural exploration
  • Custom circuit development: Create architectural specifications and interface definitions for compute blocks and subsystems
  • System‑level prototyping: Collaborate with RTL, verification, physical design, and software teams to ensure architectural feasibility and ultimate optimization
  • Performance optimization: Conduct architectural experiments using cycle-accurate simulators and analytical models
  • Cross‑functional collaboration: Support integration efforts by providing architectural guidance and resolving design challenges

Requirements

  • PhD in Computer Science, Electrical Engineering, Computer Engineering, or related field
  • 5+ years of experience in computer architecture, ASIC design, or related fields
  • Strong understanding of computer architecture fundamentals including pipelines, memory hierarchies, and interconnects
  • Experience with performance modeling and architectural simulation tools
  • Hands‑on experience designing and optimizing floating‑point datapaths or arithmetic‑intensive circuits and working with advanced process nodes
  • Proficiency in Rust, C/C++, or Python for modeling and analysis
  • Knowledge of modern processor microarchitecture and design tradeoffs
  • Strong analytical and problem-solving skills with attention to detail
  • Excellent communication skills and ability to work in cross-functional teams

Nice to have

  • AI/ML accelerator architectures and dataflow optimization
  • RTL design and verification (Verilog/SystemVerilog)
  • Cycle-accurate simulation tools (gem5, SystemC, or custom simulators)
  • Power and performance analysis methodologies
  • ASIC design flow and physical design constraints
  • Publishing or presenting at architecture conferences (ISCA, MICRO, HPCA, etc.)
  • Hands-on experience with tapeout and silicon bring-up

What we offer

  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
Etched - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

ASIC Architect

8 matching positions

Principal Engineer, ASIC Development Engineering (Frontend Architect - AI Storage Solutions)

In this Frontend Architect position, you will develop AI Storage Solutions based...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelors or Masters or PhD in Computer/Electrical Engineering with 8+ years of hands-on Architecture experience authoring specifications
  • Strong technical background architecting SoC and I/O subsystems involving PCIe and PCIe-DMA engines, or UCIe or CXL or UAL
  • Strong IO subsystem microarchitecture, technical, and working knowledge of the PCIe/UCIe protocol specifications
  • Knowledge of I/O Subsystem and DMA interactions with internal embedded processor-subsystems (x86, RISC-V or ARM) and external host CPU
  • Good understanding of computer/graphics architecture, ML, LLM
  • Architecting an GPU/TPU/xPU Accelerator systems with optimized high bandwidth memory hierarchy and frontend architecture for multi-trillion parameter LLM training/inference including Dense, Mixture of Experts (MoE) with multiple modalities (text, vision, speech)
  • Deep experience optimizing large-scale ML systems, GPU architectures
  • Proficiency in principles and methods of microarchitecture, software, and hardware relevant to performance engineering
  • Multi-disciplinary experience, including familiarity with Firmware and ASIC design
  • Expertise in CUDA programming, GPU memory hierarchies, and hardware-specific optimizations
Job Responsibility
Job Responsibility
  • Responsible for driving the SoC architecture, with a particular focus on I/O subsystems connected over UCIe, PCIe, UAL or CXL
  • Define I/O subsystem and PCIe DMA architectures, including their interactions with internal embedded processor-subsystems, Network on Chip, Memory controllers, and FPGA fabric
  • Create flexible and modular I/O subsystem architectures that can be deployed in either chiplet, monolithic or 3D form factors
  • Work with customers, and cross-functional teams to scope SoC requirements, analyze PPA tradeoffs, and then define architectural requirements that meet the PPA and schedule targets
  • Define I/O subsystem and DMA hardware, software, and firmware interactions with embedded processing subsystems and SoC CPUs on the device side and Host CPUs
  • Author architecture specifications in clear and concise language. Guide and assist pre-silicon design/verification and post-silicon validation during the execution phase
  • Responsible for improving the AI/ML ASIC Architecture performance through hardware & software co-optimization, post-silicon performance analysis, and influencing the strategic product roadmap
  • LLM Workload analysis and characterization of ASIC and competitive datacenter and AI solutions to identify opportunities for performance improvement in our products
  • Experience architecting one or some components of AI/ML accelerator ASICs such as HBM, PCIe/UCIe/CXL, NoC, DMA, Firmware Interactions, NAND, xPU, fabrics, etc
  • Drive the AI Storage Solutions frontend system architecture with GPU/TPU/NPU/xPU to match or exceed the nextgen HBM bandwidth
  • Fulltime
Read More
Arrow Right
New

Asic Verification Engineer

Develop and maintain ASIC verification environments using SystemVerilog and UVM ...
Location
Location
India , Bengaluru
Salary
Salary:
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or Master's degree in Electrical Engineering, Electronics Engineering, or a related field (BSEE/MSEE)
  • 3+ years of experience in ASIC/SoC verification
  • Strong expertise in SystemVerilog-based ASIC verification
  • Hands-on experience with UVM, OVM, or VMM verification methodologies
  • Knowledge of constrained-random verification techniques
  • Experience with simulation and debugging using tools such as VCS or NC/Xcelium
  • Solid understanding of functional coverage, code coverage, and verification signoff processes
  • Strong ASIC debugging, problem-solving, and root-cause analysis skills
  • Scripting experience in Perl, Tcl, Python, and/or Shell scripting
Job Responsibility
Job Responsibility
  • Develop and maintain ASIC verification environments using SystemVerilog and UVM methodologies
  • Architect and implement block-level, subsystem-level, and full-chip verification environments
  • Create, execute, and deliver comprehensive verification test suites for ASIC designs
  • Perform functional verification using industry-standard simulators such as VCS and NC/Xcelium
  • Verify complex ASIC blocks independently and drive them to tape-out signoff
  • Analyze and close code coverage, functional coverage, and support gate-level simulations (GLS)
  • Debug and resolve design issues by collaborating closely with RTL designers and software/firmware teams
  • Enhance verification productivity by developing Perl, Python, Tcl, or Shell scripts for automation and infrastructure improvements
  • Contribute to the adoption and application of advanced verification methodologies, including constrained-random verification and UVM-based verification flows
What we offer
What we offer
  • Health & Wellbeing
  • Personal & Professional Development
  • Unconditional Inclusion
  • Fulltime
Read More
Arrow Right
New

Principal Quantum Systems Architect

Microsoft Quantum has assembled a talented and diverse international team to cre...
Location
Location
United States , Redmond
Salary
Salary:
165600.00 - 296400.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Physics, Engineering, or related field AND 6+ years experience in industry or in a research and development environment
  • Master's Degree in Physics, Engineering, or related field AND 10+ years experience in industry or in a research and development environment
  • Bachelor's Degree in Physics, Engineering, or related field AND 12+ years experience in industry or in a research and development environment
  • Ability to meet Microsoft, customer, and/or government security screening requirements
  • Microsoft Cloud Background Check
  • Citizenship & Citizenship Verification
  • Familiarity with basic AI tools such as Office CoPilot, GitHub CoPilot, or Chat GPT
  • Ability to work in an AI-first environment using modern AI tools
Job Responsibility
Job Responsibility
  • Define the system architecture for scalable quantum control and readout across room-temperature and cryogenic domains
  • Drive architectural direction for heterogeneous compute platforms supporting control, measurement, and feedback workloads
  • Establish system partitioning and co-design strategies across hardware, firmware, software, and quantum systems
  • Define communication, synchronization, and dataflow architectures enabling deterministic, low-latency operation at scale
  • Lead system-level trade-offs and guide platform evolution toward scalable, production-ready quantum systems
  • Embody our Culture and Values
What we offer
What we offer
  • Certain roles may be eligible for benefits and other compensation
  • Fulltime
Read More
Arrow Right
New

ASIC Engineer, Design Verification

Meta's Infrastructure Silicon team is seeking a Staff ASIC Design Verification E...
Location
Location
United States , Sunnyvale
Salary
Salary:
178000.00 - 250000.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 8+ years of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verification
  • 8+ years experience in IP/sub-system and/or SoC level verification based on SystemVerilog UVM/OVM based methodologies
  • Experience in one or more of the following areas along with functional verification-SV Assertions, Formal, Emulation
  • Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
  • Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Job Responsibility
Job Responsibility
  • Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification
  • Develop functional tests based on verification test plan
  • Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
  • Develop and drive continuous Design Verification improvements using the latest verification methodologies, tools and technologies from the industry
What we offer
What we offer
  • bonus
  • equity
  • benefits
  • Fulltime
Read More
Arrow Right
New

Asic Dv Engineer, Simulation Acceleration And Hybrid Verification

Meta is hiring an ASIC Verification Engineer with background in Simulation Accel...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
meta.com Logo
Meta
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
  • 6+ years of relevant experience
  • Hands-on experience in Verilog, SystemVerilog, UVM, C/C++, Python based verification
  • Experience of working with Zebu, Palladium, Veloce HW platforms
  • Experience in Cluster and SoC level verification using Hybrid Simulation and Emulation based methodologies
  • Proficiency in scripting languages such as Python, Perl, or TCL to build tools and flows for verification environments
  • Experience in architecting and implementing Hybrid Verification infrastructure and executing verification cycle
Job Responsibility
Job Responsibility
  • Propose, implement and promote the Simulation Acceleration and Hybrid Verification Methodology to be used across the group, both at the Cluster and at the SoC level
  • Work with Architecture and Design teams to come up with functional, use case and performance test plan for the DUT
  • Define Verification scope, create environment, testplans and close use case scenarios and performance using targeted tests at Cluster and SoC level
  • Debug, root-cause and resolve functional failures in the design, partnering with the Design team
  • Develop and drive continuous Hybrid Verification improvements using the latest methodologies, tools and technologies from the industry
  • Build reusable/scalable environments for Hybrid Verification. Evaluate and recommend solutions for Hybrid Verification and Simulation Acceleration
  • Provide training for internal teams and mentoring of engineers related to Hybrid Verification Methodology
  • Fulltime
Read More
Arrow Right

Mbist Design Engineer

Join Cisco's ASIC Design for Test (DFT) Team, where innovation, collaboration, a...
Location
Location
Armenia , Yerevan
Salary
Salary:
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or higher degree in Electrical Engineering, Computer Engineering, or a related technical field
  • 2+ years of hands-on experience in MBIST, SCAN/ATPG, and DFT methodologies for complex digital and mixed-signal designs
  • Proven expertise with industry-standard DFT tools and flows (e.g., Synopsys, Cadence, Mentor)
  • Strong understanding of ASIC/FPGA design flow, including RTL design, verification, and test
  • Proficiency in scripting languages such as Tcl, Python, or Perl for test automation and workflow enhancement
  • Demonstrated ability to identify, analyze, and resolve DFT issues related to MBIST insertion, pattern generation, and fault coverage
  • Excellent communication skills and experience collaborating within cross-functional engineering teams
Job Responsibility
Job Responsibility
  • Architect and Implement DFT Solutions: Design and integrate advanced Test Access Mechanisms (TAM), scan chains, Built-In Self-Test (BIST), and Memory BIST (MBIST) infrastructures for complex integrated circuits
  • Test Planning and Coverage Analysis: Lead test planning, test pattern generation, and fault coverage analysis to improve test coverage for both digital and mixed-signal designs
  • Collaborate Across Teams: Work closely with design, verification, ATE, and physical design teams to ensure DFT structures meet functional, timing, and implementation requirements
  • Leverage Tools and Automation: Apply and develop automation scripts and in-house tools for DFT workflows, including MBIST pattern generation and fault simulation, using industry-standard EDA solutions
  • Fault Diagnosis and Debugging: Identify, analyze, and debug issues related to DFT structures, perform root cause analysis on failed tests, and recommend design changes for improved testability
  • Documentation and Reporting: Prepare detailed documentation on test plans, test coverage, and debugging results
  • report on DFT metrics to ensure compliance with company and industry standards
  • Fulltime
Read More
Arrow Right

Sr ASIC Design Verification Engineer (NetSec)

As a Design Verification engineer on the ASIC team, you will ensure that the ASI...
Location
Location
United States , Santa Clara
Salary
Salary:
Not provided
paloaltonetworks.com Logo
Palo Alto Networks
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS in EE, CE, or CS required or equivalent military experience required - MSEE preferred
  • Minimum 5 years experience in ASIC design verification
  • Demonstrated success in taking multiple ASIC products from concept to mass production
  • Expertise in SystemVerilog and UVM Technical strength in the following areas is required
  • Defining test plans, including comprehensive adversarial testing
  • Developing rich functional coverage models
  • Creating powerful and scalable test benches Implementing sophisticated self-checking infrastructure with reference models and scoreboards
  • Developing reusable constrained-random tests
  • Debugging failures
  • Closing coverage
Job Responsibility
Job Responsibility
  • Collaborate with engineers in software, architecture, design, and verification teams to create comprehensive pre-silicon verification plans across simulation, emulation, and formal verification
  • Plan and execute every aspect of simulation test plans using sophisticated coverage-driven, constrained-random methodologies
  • Develop flows, methodologies, and infrastructure for emulation
  • Create, run, and debug emulation tests in close collaboration with system architects, software engineers, and ASIC designers
  • Define new tools and methodologies to continuously improve quality and velocity
  • Create powerful programs in Python to automate triage, coverage closure, and metrics-driven verification
What we offer
What we offer
  • restricted stock units and a bonus
  • A description of our employee benefits may be found here
  • Fulltime
Read More
Arrow Right

Fellow - FPGA architecture

We are seeking a Fellow Architect to define and drive next‑generation architectu...
Location
Location
United States , San Jose
Salary
Salary:
268320.00 - 402480.00 USD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong Expertise in FPGA configuration, Partial Reconfiguration, and bitstream architecture
  • Experience with readback/debug infrastructure and field diagnostics
  • Background in ASIC/SoC design flows
  • Familiarity with FPGA toolchains (synthesis, P&R, PR flows)
  • Ability to define architecture across silicon, tools, and software layers
  • BS, MS, or PhD in Electrical/Computer Engineering or related field
  • Recognized technical leader in FPGA systems or architecture with significant architectural contributions, patents, publications, or industry impact
Job Responsibility
Job Responsibility
  • Own FPGA configuration architecture, including bitstream, boot flows, interfaces, compression, security, and reliability
  • Define next‑generation Partial Reconfiguration architecture for low‑latency, secure dynamic updates
  • Drive innovation in runtime reconfiguration for high‑availability and adaptive systems
  • Architect readback, debug, and observability infrastructure for validation and in‑field diagnostics
  • Define configuration security, including secure boot, key management, and update flows
  • Drive system trade-offs across configuration bandwidth, latency, and power, including memory and interconnect interactions
  • Develop clear architecture specifications for configuration, PR, and debug subsystems
  • Align with software/tools teams for end‑to‑end configuration and PR flows
  • Collaborate with silicon and design teams for scalable high‑quality implementation
  • Influence product roadmap and customer engagement for PR‑driven solutions
What we offer
What we offer
  • Benefits offered are described: AMD benefits at a glance.
  • Fulltime
Read More
Arrow Right