ASIC Architect Job at Etched (San Jose)

ASIC Design Architect

We are seeking a highly experienced ASIC Networking Architect to join our archit...

Location

United States

Salary:

148000.00 - 340500.00 USD / Year

Hewlett Packard Enterprise

Expiration Date

Until further notice

Requirements

Bachelor’s or Master’s degree in Computer Engineering, Electrical Engineering, or Computer Science. Ph.D. is a plus
Minimum 10+ years in ASIC architecture, with a focus on networking, computing, or high-performance data processing
Strong Background in: Computer Architecture: Multicore processing, memory hierarchy optimizations, hardware-software co-design
Networking Protocols: Ethernet, TCP/IP, BGP, MPLS, VXLAN, QoS, congestion control mechanisms
ASIC Development Lifecycle: RTL design (Verilog/SystemVerilog), verification methodologies (UVM), synthesis, P&R constraints, and tape-out experience
High-Speed Interfaces: PCIe Gen6, SerDes, CXL, HBM integration
Security & Virtualization: Hardware acceleration for secure packet processing, hypervisor optimizations, and virtual network functions
Leadership & Collaboration Skills: Experience working with cross-functional teams spanning hardware, software, and systems
Strong problem-solving and analytical abilities with a track record of delivering complex ASIC projects

Job Responsibility

Architecture Definition: Develop the micro-architecture and high-level design of networking ASICs, ensuring alignment with product goals, performance targets, and industry standards
Networking Protocols & Technologies: Design ASICs that support Ethernet (200G/400G/800G+), Programmability, and AI-driven networking enhancements
Computer Architecture & Memory Subsystems: Optimize packet processing pipelines, caching strategies, memory architectures (HBM, DDR, TCAM, SRAM), and interconnect fabrics for high-bandwidth, low-latency performance
ASIC Design Collaboration: Work with logic design, verification, and physical design teams to ensure smooth RTL implementation, synthesis, timing closure, and signoff
Performance Analysis & Optimization: Use simulation and emulation tools to model ASIC performance, validate system throughput, and optimize power/performance trade-offs
Security & Reliability Features: Implement security mechanisms such as MACSec, IPsec, and deep packet inspection for trusted networking solutions
Industry Trends & Future Technologies: Stay ahead of advancements in disaggregated networking, hardware acceleration (DPUs, SmartNICs), AI-driven networking, and software-defined infrastructure to influence long-term ASIC roadmaps
Technical Leadership: Drive architectural innovation and mentor engineers in design methodologies, ASIC lifecycle best practices, and system integration challenges
Influence Business decisions: Leverages recognized domain expertise, business acumen, and experience to influence decisions of executive business leadership, outsourced development partners, and industry standards groups

What we offer

Health & Wellbeing: We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing
Personal & Professional Development: We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have — whether you want to become a knowledge expert in your field or apply your skills to another division
Unconditional Inclusion: We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good

Fulltime

ASIC Engineer Staff

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...

Location

India , Bangalore

Salary:

Not provided

Hewlett Packard Enterprise

Expiration Date

Until further notice

Requirements

MSEE or BSEE is required
At least 5 years of ASIC Verification Experience
ASIC Verification using SystemVerilog
Experience in constrained-random verification
Experience with verification methodology like OVM/VMM/UVM
Perl/Tcl scripting
Experience verifying networking protocols such as Ethernet
Strong problem solving and ASIC debugging skills

Job Responsibility

Provide technical expertise and lead project teams of Electronic and VLSI engineers
Review and evaluate designs for compliance with VLSI technology guidelines
Provide VLSI-specific expertise to cross-organization projects
Provide leadership to project teams of VLSI engineers
Provide guidance and mentoring to less experienced staff
Drive VLSI innovation and integration of new technologies
Architect and develop block level verification environments using System Verilog and UVM methodology
Define, architect, code, and deliver verification suites/tests for ASICs
Verify large ASIC blocks independently and sign off for tape-out
Work closely with logic designers to resolve bugs and software developers

What we offer

Health & Wellbeing benefits
Personal & Professional Development programs
Unconditional Inclusion environment
Comprehensive suite of benefits supporting physical, financial and emotional wellbeing

Fulltime

Principal Network Architect

Architect to help define the future of high-performance networking for HPC and A...

Location

United States , Ft. Collins

Salary:

142000.00 - 310500.00 USD / Year

Hewlett Packard Enterprise

Expiration Date

April 27, 2026

Requirements

Bachelor's or Master's degree in Electrical Engineering
Typically 10+ years experience
Deep understanding of network architecture and system-level design principles
Proven experience in evaluating architectural trade-offs and implementing optimization strategies
Strong ability to work effectively within cross-functional teams
Ability to effectively communicate product architectures, design proposals and negotiate options at business unit and executive levels

Job Responsibility

Define and document ASIC-level network architecture
Research and assess new networking technologies
Develop and document system-level network designs
Collaborate with network architects, ASIC designers, and software engineers to align architecture with system goals

What we offer

Health & Wellbeing
Personal & Professional Development
Unconditional Inclusion

Fulltime

Senior Network Performance Engineer

Senior Network Performance Engineer. This role has been designated as ‘Remote/Te...

Location

United States , Ft. Collins

Salary:

111000.00 - 243000.00 USD / Year

Hewlett Packard Enterprise

Expiration Date

April 27, 2026

Requirements

Bachelor's or Master's degree in Mechanical, Electrical, or other Engineering, Computer Science, or equivalent
Typically 6-10 years experience
Strong understanding of network architecture and system-level design
Proficiency in simulation modeling in C++ and analysis in Python
Experience in analyzing architectural trade-offs and optimization strategies
Ability to work effectively in cross-functional teams

Job Responsibility

Design and implement simulation motifs to drive realistic network scenarios
Execute performance tests on different network platforms
Validating simulation models against hardware
Create tools for performance analysis and visualization
Evaluate performance and scalability of proposed architectures
Apply software engineering best practices to ensure reliable and efficient simulation outcomes
Collaborate closely with network architects, ASIC designers, and software engineers

What we offer

Health & Wellbeing
Personal & Professional Development
Unconditional Inclusion

Fulltime

Senior Engineer, Firmware Engineering

In this position, the individual will be responsible for design & development of...

Location

India , Bengaluru

Salary:

Not provided

Sandisk

Expiration Date

Until further notice

Requirements

BE/BTech/MTech degree or equivalent or higher
2+ years of experience in embedded firmware development
Excellent Embedded C programming skills
Good to have Assembly language programming skills
Must have strong problem solving skills
experience using logic and protocol analyzers is preferred
The ideal individual must have proven ability to achieve results in a fast moving, dynamic environment
Self-motivated and self-directed, however, must have demonstrated ability to work well with people
A proven desire to work as a team member across internal and cross functional teams
Ability to work effectively cross-functionally and globally

Job Responsibility

Design, implement, debug firmware for the next generation of SSDs
HW Interface drivers, algorithm design and implementation
Contribute to the SSD firmware and play a significant role in delivering next generation SSDs to market
Work with the firmware Architects, ASIC, flash media, validation and other cross functional teams on regular basis
Design and implement firmware algorithms needed to achieve best in class performance goals
Develop characterization and evaluation programs for new products
Support failure analysis on test systems
Active participation in technical design, implementation reviews across teams and functions

Fulltime

Principal Engineer Software

At Palo Alto Networks®, we’re united by a shared mission—to protect our digital ...

Location

India , Bengaluru

Salary:

Not provided

Palo Alto Networks

Expiration Date

Until further notice

Requirements

BS/MS degree in Computer Science/Engineering or equivalent experience
10+ years of strong experience in C Programming and large-scale software development on Unix/Linux
Expert in common network protocols such as TCP/IP, IPv4, IPv6, and multicast
Expert in data plane technologies like DPDK-based packet processing, performance tuning, and packet latency/loss analysis
Strong experience in packet processing, parsing, networking (L2-L4) protocols, and Layer-2/Layer-3/Layer-4 packet flow architecture

Job Responsibility

Design, develop, and maintain NextGen Network Security Components and Protocols for state-of-the-art firewalls deployed across Enterprise, Data Center, Cloud, and Service Provider environments
Lead the development of L2-L4 network security features, including stateful TCP/UDP inspection, across both hardware and virtual platforms
Develop scalable flow architecture for packet processing pipelines using DPDK for multi-core platforms and interface with ASIC functions
Architect and develop scalable software solutions for a distributed session architecture spanning across a cluster of firewalls
Collaborate with cross-functional teams including Product Management, QA, and Support to define feature requirements and ensure alignment on project goals
Provide timely root cause analysis and resolutions for critical customer escalations, demonstrating accountability for product stability
Act as a product visionary, contributing ideas for competitive advantage, making effective decisions, and independently driving tasks to completion

Principal ASIC Design Verification Engineer

As a Design Verification engineer on the ASIC team, you will ensure that the ASI...

Location

United States , Santa Clara

Salary:

173600.00 - 280700.00 USD / Year

Palo Alto Networks

Expiration Date

Until further notice

Requirements

BS in EE, CE, or CS required or equivalent military experience required
MSEE preferred
Minimum 5 years experience in ASIC design verification
Demonstrated success in taking multiple ASIC products from concept to mass production
Expertise in SystemVerilog and UVM
Technical strength in the following areas is required: Defining test plans, including comprehensive adversarial testing
Developing rich functional coverage models
Creating powerful and scalable test benches
Implementing sophisticated self-checking infrastructure with reference models and scoreboards
Developing reusable constrained-random tests

Job Responsibility

Collaborate with engineers in software, architecture, design, and verification teams to create comprehensive pre-silicon verification plans across simulation, emulation, and formal verification
Plan and execute every aspect of simulation test plans using sophisticated coverage-driven, constrained-random methodologies
Develop flows, methodologies, and infrastructure for emulation
Create, run, and debug emulation tests in close collaboration with system architects, software engineers, and ASIC designers
Define new tools and methodologies to continuously improve quality and velocity
Create powerful programs in Python to automate triage, coverage closure, and metrics-driven verification

Fulltime

ASIC Verification Engineer

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware...

Location

India , Bangalore

Salary:

Not provided

Hewlett Packard Enterprise

Expiration Date

Until further notice

Requirements

ASIC Verification using System Verilog
Experience in constrained-random verification is a strong plus
Experience with verification methodology like OVM/VMM/UVM
Perl/Tcl scripting is strongly preferred
Experience verifying networking protocols such as Ethernet is desirable
Strong problem solving and ASIC debugging skills
MSEE or BSEE is required with 5 plus of experience

Job Responsibility

Architect and Develop block level verification environments for sub-system and full chip using System Verilog and UVM methodology
Define, architect, code, and deliver verification suites/tests for ASICs that enable faster, denser, feature-rich systems
Verify large ASIC blocks independently and rapidly and sign off them for tape-out with analysis of code coverage, functional coverage and Gate level simulation
Work closely with logic designers to resolve bugs and software developers to assist in software and bring-up development
Develop Perl, Python and/or shell scripts to improve current verification infrastructure/methodology

What we offer

Health & Wellbeing
Personal & Professional Development
Unconditional Inclusion

ASIC Architect

Etched

Location:
United States , San Jose

Category:
IT - Software Development

Contract Type:
Not provided

Salary:

Job Description:

Job Responsibility:

Requirements:

Nice to have:

Additional Information:

Job Posted:
February 18, 2026

Looking for more opportunities? Search for other job offers that match your skills and interests.

Similar Jobs for ASIC Architect

ASIC Design Architect

ASIC Engineer Staff

Principal Network Architect

Senior Network Performance Engineer

Senior Engineer, Firmware Engineering

Principal Engineer Software

Principal ASIC Design Verification Engineer

ASIC Verification Engineer

ASIC Architect

Etched

Location:United States , San Jose

Category:IT - Software Development

Contract Type:Not provided

Salary:

Job Description:

Job Responsibility:

Requirements:

Nice to have:

Additional Information:

Job Posted:February 18, 2026

Looking for more opportunities? Search for other job offers that match your skills and interests.

Similar Jobs for ASIC Architect

ASIC Design Architect

ASIC Engineer Staff

Principal Network Architect

Senior Network Performance Engineer

Senior Engineer, Firmware Engineering

Principal Engineer Software

Principal ASIC Design Verification Engineer

ASIC Verification Engineer

Location:
United States , San Jose

Category:
IT - Software Development

Contract Type:
Not provided

Job Posted:
February 18, 2026