CrawlJobs Logo
Cerebras Systems Logo Cerebras Systems · IT - Software Development

AI Silicon Physical Design Engineer

United States, Sunnyvale 150000.00 - 250000.00 USD / Year · Job Posted February 17, 2026
Apply Position
Job Link Share

Job Description

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs.

Job Responsibility

  • Excelling in synthesizing, placing, and routing high speed designs.
  • Experiencing the full spectrum of physical design and implementation.
  • Collaborating closely with the RTL team.
  • Integrating blocks seamlessly into the full-chip architecture.

Requirements

  • 10+ years of physical design & physical verification experience.
  • Strong knowledge of block level and full-chip physical verification methodology.
  • Strong experience in block/subsystem timing closure.
  • Expert at optimizing for the best power/performance and area.
  • Experience with the complete physical design flow.
  • Expert with ICV or Calibre tools resolving block and full-chip DRC and LVS issues.
  • Expert with IR/EM analysis and resolution.
  • Good understanding of full chip floor planning and integration.
  • Strong ability in scripting languages like Tcl and Python. Ability to make flow enhancements.
  • Demonstrated ability to work with RTL teams to optimize for physical design.
  • Skills in Design Compiler, Fusion Compiler, ICC2 or similar physical design tools.
  • BS or MS in Electrical Engineering.

Nice to have

  • Knowledge of Synopsys tool suite is a plus.
  • Knowledge of CPU/GPU design a plus.

What we offer

  • Build a breakthrough AI platform beyond the constraints of the GPU.
  • Publish and open source their cutting-edge AI research.
  • Work on one of the fastest AI supercomputers in the world.
  • Enjoy job stability with startup vitality.
  • Simple, non-corporate work culture that respects individual beliefs.
Cerebras Systems - All Job Offers

Looking for more opportunities?

Search for other job offers that match your skills and interests.

Suggested Tags: Frontend Developer Secretary Talent Manager Salesforce Administrator Data Analyst
Similar Jobs for

AI Silicon Physical Design Engineer

8 matching positions

Silicon Design Engineer

At AMD, our mission is to build great products that accelerate next-generation c...
Location
Location
Singapore , Singapore
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Strong understanding of analog and/or digital IC design concepts
  • Familiarity with industry-standard EDA tools (Cadence Virtuoso, Synopsys, Mentor, etc.)
  • Experience or strong interest in scripting/programming (Python, SKILL, Tcl, or Perl)
  • Good problem-solving skills, attention to detail, and quality-focused mindset
  • Effective communication skills with a team-oriented and collaborative attitude
  • Positive, self-driven, and eager to learn in a fast-paced environment
  • Ability to work with global teams across multiple disciplines
  • Interest in automation, AI-assisted workflows, and next-generation engineering productivity solutions
  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field
Job Responsibility
Job Responsibility
  • Develop, support, and maintain CAD design flows for schematic, layout, package, and physical verification
  • Define and deliver automation solutions to improve efficiency, quality, and turnaround time for design teams
  • Develop scripts, tools, and utilities (SKILL/Python/Tcl/Perl) for automation and workflow optimization
  • Support and enhance EDA tools and environments, including integration of in-house and vendor solutions
  • Work closely with design engineers to deploy, debug, and improve CAD flows
  • Assist in transforming existing engineering workflows into AI-assisted or agentic workflows, integrating intelligent automation to reduce manual effort and improve decision-making
  • Collaborate with global Mixed-Signal, CAD, and technology teams to address design and flow challenges
Read More
Arrow Right

Pmts Silicon Design Engineer

WHAT YOU DO AT AMD CHANGES EVERYTHING. At AMD, our mission is to build great pro...
Location
Location
India , Hyderabad
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 14–18+ years of semiconductor design experience
  • Strong hands‑on RTL design and microarchitecture ownership, with designs that progressed through PD and tapeout
  • Direct experience working within or closely alongside Physical Design teams
  • Deep understanding of SDC intent, timing, clocking, partitioning, and physical closure trade‑offs
  • Proven ability to resolve PD issues through architectural and RTL‑level solutions, not late physical workarounds
  • Experience driving or contributing to shift‑left initiatives or early physical feasibility analysis
  • Comfort operating as a senior technical authority, making cross‑domain engineering decisions
  • Exposure to AI‑assisted or highly automated design flows is a strong plus
  • Own creation and maintenance of physical‑aware RTL to enable PNR hierarchy, including partitioning, feedthroughs, repeaters, and physical intent insertion
  • Partner with SOC Design to translate logical IP integration into physical‑aware RTL and with IP design team creation digital‑on‑top RTL wrappers for analog IPs
Job Responsibility
Job Responsibility
  • Own Physical Design shift‑left strategy, ensuring PD risks are identified at RTL, SDC, and paper‑floorplan stages
  • Act as chief engineering authority for AI‑assisted and automated PD execution, defining where AI can act autonomously and where human judgment is required
  • Bridge RTL, microarchitecture, and PD, translating early PD findings into architectural and RTL‑level corrective actions
  • Define and enforce PD readiness and quality bars across synthesis, PnR, STA, and physical closure
  • Lead predictive closure and risk management, using early indicators to forecast timing, ECO churn, and execution complexity
  • Govern signoff readiness, ensuring AI‑augmented flows never compromise correctness or confidence
  • Codify execution playbooks and best practices to reduce variability and scale high‑quality PD execution across teams
  • Serve as a trusted technical peer to RTL architects, PD leads, and AI/methodology owners
  • Fulltime
Read More
Arrow Right

Physical Design Engineer

This individual contributor role sits within our physical design team and is cen...
Location
Location
United States , San Francisco
Salary
Salary:
266000.00 - 445000.00 USD / Year
openai.com Logo
OpenAI
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • BS w/ 4+ or MS with 2+ or PhD with 0-1 year(s) of relevant industry experience in physical design and methodology development
  • Demonstrated success in taping out complex silicon designs
  • Hands-on experience with block physical implementation and PPA convergence
  • Strong coding experience with python, bazel, TCL
  • Strong experience building physical design tools, flows and methodologies
  • Strong understanding of microarchitecture, RTL design, physical design, circuit design, physical verification and timing closure
  • Deep familiarity with industry-standard tools and flows for physical synthesis, PNR, LEC and power estimation
Job Responsibility
Job Responsibility
  • Develop, build and own tools, flows and methodologies for physical implementation
  • Own physical implementation of floorplan blocks from floorplanning to final signoff
  • Collaborate with RTL designers to drive optimal block implementation solutions
  • Analyze and optimize design for timing, power, and area trade-offs, working in collaboration with EDA vendors and ASIC partners
What we offer
What we offer
  • Medical, dental, and vision insurance for you and your family, with employer contributions to Health Savings Accounts
  • Pre-tax accounts for Health FSA, Dependent Care FSA, and commuter expenses (parking and transit)
  • 401(k) retirement plan with employer match
  • Paid parental leave (up to 24 weeks for birth parents and 20 weeks for non-birthing parents), plus paid medical and caregiver leave (up to 8 weeks)
  • Paid time off: flexible PTO for exempt employees and up to 15 days annually for non-exempt employees
  • 13+ paid company holidays, and multiple paid coordinated company office closures throughout the year for focus and recharge, plus paid sick or safe time (1 hour per 30 hours worked, or more, as required by applicable state or local law)
  • Mental health and wellness support
  • Employer-paid basic life and disability coverage
  • Annual learning and development stipend to fuel your professional growth
  • Daily meals in our offices, and meal delivery credits as eligible
  • Fulltime
Read More
Arrow Right

Senior Staff Senior Silicon Design Automation Engineer

As a design engineer in our CAD and methodology team, you will be responsible fo...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • TCL, Python, PERL, or other scripting languages
  • PDK, technology enablement
  • Simulation environments for Spice, PVT
  • Virtuoso based custom Layout tools and flows
  • Calibre extraction flows, Totem & Redhawk for EM/IR
  • SiliconSmart, PrimeTimePhysical aspect of VLSI designs
  • Strong written and verbal communication skills
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Execute in CAD infrastructure team supporting multiple IC design projects
  • Establish and maintain standardized design flows and methodologies
  • Implement and support customized CAD flows for Fabric design groups
  • Enable the team in meeting the design and development targets by working closely with external tool vendors
  • Develop tools flows methodologies on digital back-end domains, sign-off flows for timing, power, EM/IR, DRC/LVS/DFM, etc.
  • Improve engineering efficiency while improving design quality in IP release process
  • Be single point contact for bugs and issues for custom and analog physical design team
  • Build flow in TCL, Python to ensure quality and faster executions
  • Understand different methodologies used across industry to adopt best practices
  • Leverage and deploy AMD AI systems to design teams
  • Fulltime
Read More
Arrow Right

Photonics Design Engineer

Build the photonic infrastructure powering the next generation of AI connectivit...
Location
Location
United Kingdom , Oxford
Salary
Salary:
Not provided
saliencelabs.ai Logo
Salience Labs
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • PhD, or equivalent industry experience, in Photonics, Physics, Optical Engineering, Electrical Engineering, or a closely related field
  • Strong theoretical understanding of guided optics and photonic device physics
  • Hands-on experience designing and simulating integrated photonic components
  • Experience working with silicon photonics or InP photonic platforms
  • Strong analytical and mathematical problem solving capability
  • A track record of meaningful technical contributions, whether through publications, patents, or shipped technology
  • Experience using photonic simulation tools and modelling workflows
  • Python programming experience for simulation, analysis, or automation
Job Responsibility
Job Responsibility
  • Design and optimise integrated photonic components for silicon photonics and related PIC platforms
  • Perform electromagnetic simulations, modelling, and theoretical analysis to improve device performance
  • Validate simulation results against experimental measurement data
  • Develop innovative component designs informed by current research and emerging techniques
  • Collaborate with layout engineers to integrate components into PDK libraries and tape-out flows
  • Work closely with fabrication and testing teams to iterate on device performance
  • Contribute to the development roadmap for future photonic components and architectures
  • Support long term improvements in PIC loss, manufacturability, and scalability
  • Participate in technical discussions, design reviews, and cross functional problem solving
  • Stay current with advances in integrated photonics through research literature and conferences
Read More
Arrow Right

Principal Silicon Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Mountain View
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience OR Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Ability to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Provide proof of country of citizenship or proof of US residency or other protected status for export control assessment
  • Bachelor of Science in Electrical or Computer Engineering
  • 8+ years of experience in RTL design and design checks (CDC/RDC/VCLP/LINT)
  • 8+ years of experience in Synthesis, Timing constraints and Power Performance Area (PPA) trade-offs
  • Proficiency in RTL to Physical Design collateral development including timing and synthesis constraints
  • Knowledge of full RTL2GDS flow
  • Hands-on experience with industry tools for synthesis, STA, and PD flows (e.g., PrimeTime, Genus/DC, Innovus/ICC2)
Job Responsibility
Job Responsibility
  • Serve as the middle-engineering technical leader at the intersection of RTL, physical design, and mixed-signal integration for Azure’s custom silicon programs
  • Ensure that design intent—digital and mixed-signal—is captured accurately in constraints, flows, and sign-off methodologies
  • Lead the capture and validation of design intent for digital and mixed-signal blocks, ensuring accurate constraints and seamless integration across front-end and physical design flows
  • Provide static timing leadership for mixed-signal interfaces, driving timing closure, exception quality, and correlation across corners
  • Partner closely with RTL, PD, mixed-signal, DFT, and CAD teams to resolve cross-domain issues and maintain alignment on timing, power, and functional requirements
  • Run, review and debug physical design flows, timing reports, ensuring consistency with synthesis and STA assumptions and driving convergence through targeted mitigations
  • Contribute to design automation including leveraging AI, constraint-checking, and flow improvements that enhance execution efficiency and PPA
  • Operate with limited direction, demonstrating strong ownership, attention to detail, and the ability to communicate clear, data-driven status, risks, and mitigation plans to program leadership
  • Fulltime
Read More
Arrow Right

Senior Engineer - Design for Test (DFT)

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Hillsboro
Salary
Salary:
119800.00 - 234700.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 1+ year(s) technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience
  • equivalent experience
  • 4+ years of experience in the field of DFT knowledge about industry standard practice in Design for Test
  • ATPG, JTAG, Memory BIST, and trade-offs between test quality and test time
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
Job Responsibility
Job Responsibility
  • Own block level DFT u-arch specification documentation & provide Test solutions in design for test chips and products
  • Ensure DFX goals (testability, debug, manufacturability, System Test, System Debug, Repair) are met by these IPs, ensure analog to digital boundaries are reliably tested. Review coverage metrics for Digital logic
  • Maintain & enhance existing DFT tools by understanding product needs & tailor solutions for current and upcoming products, also with the use of AI
  • Provide test plans and engage closely with verification engineers to perform waveform reviews
  • Ensure RTL quality pre-DFT to ensure the RTL is good for DFT insertion and coverage
  • Hold a primary role in enabling silicon by working directly with test engineers to bring up test vectors, and analyzing yield & diagnosis
  • Work as part of DFX (Test & Debug) team & closely collaborate with highly energetic cross functional team members (Architects, front-end & back-end design/verification, Physical design, and post-silicon manufacturing) with respect and with One Microsoft mentality to establish synergies
  • Fulltime
Read More
Arrow Right

Head of Physical Design

We’re looking for a Head of Physical Design to lead the end-to-end RTL-to-GDSII ...
Location
Location
United States , San Jose
Salary
Salary:
200000.00 - 300000.00 USD / Year
etched.com Logo
Etched
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of experience in physical design for advanced-node ASICs, including multiple successful tapeouts
  • Demonstrated ownership of complex block- and full-chip physical implementation projects, from RTL handoff to signoff
  • Deep expertise in timing closure, including STA, path analysis, constraint management, and ECO optimization
  • Experience managing and mentoring physical design teams, ideally in fast-paced or startup environments
  • Strong scripting and automation skills (Python, Tcl) to optimize workflows and improve engineering velocity
  • Familiarity with leading EDA tools like Cadence Innovus, Synopsys ICC2, and Mentor Calibre
  • Comfort working in a high-performance, in-person engineering culture that values ambition and execution
Job Responsibility
Job Responsibility
  • Own and optimize all facets of physical design, including floorplanning, placement, CTS, routing, and timing closure for complex AI accelerators
  • Build and lead a high-performing PD team, including engineers focused on implementation, flows, and signoff
  • Define and drive physical signoff strategy, ensuring DRC, LVS, ERC, and CDC are achieved with margin
  • Partner closely with RTL, DV, backend, and methodologies teams to ensure seamless integration and handoff across the stack
  • Guide block-level and chip-level floorplanning with input on timing budgets, power domains, and interconnect strategy
  • Drive early architecture and microarchitecture input to reduce rework and enable schedule predictability
  • Interface with EDA vendors and the foundry to integrate cutting-edge tools, flows, and node-specific optimizations
  • Lead the development of automation scripts (e.g., Python, Tcl) to accelerate design cycles and increase flow robustness
  • Create telemetry and dashboards to track design health and ensure accurate KPIs across closure milestones
  • Deliver fast, production-grade silicon through aggressive, high-confidence planning and execution
What we offer
What we offer
  • Medical, dental, and vision packages with generous premium coverage
  • $500 per month credit for waiving medical benefits
  • Housing subsidy of $2k per month for those living within walking distance of the office
  • Relocation support for those moving to San Jose (Santana Row)
  • Various wellness benefits covering fitness, mental health, and more
  • Daily lunch + dinner in our office
  • Fulltime
Read More
Arrow Right