CrawlJobs Logo

AI Silicon Physical Design Engineer

cerebras.net Logo

Cerebras Systems

Location Icon

Location:
United States , Sunnyvale

Category Icon

Job Type Icon

Contract Type:
Not provided

Salary Icon

Salary:

150000.00 - 250000.00 USD / Year

Job Description:

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. Our novel wafer-scale architecture provides the AI compute power of dozens of GPUs on a single chip, with the programming simplicity of a single device. This approach allows Cerebras to deliver industry-leading training and inference speeds and empowers machine learning users to effortlessly run large-scale ML applications, without the hassle of managing hundreds of GPUs or TPUs.

Job Responsibility:

  • Excelling in synthesizing, placing, and routing high speed designs.
  • Experiencing the full spectrum of physical design and implementation.
  • Collaborating closely with the RTL team.
  • Integrating blocks seamlessly into the full-chip architecture.

Requirements:

  • 10+ years of physical design & physical verification experience.
  • Strong knowledge of block level and full-chip physical verification methodology.
  • Strong experience in block/subsystem timing closure.
  • Expert at optimizing for the best power/performance and area.
  • Experience with the complete physical design flow.
  • Expert with ICV or Calibre tools resolving block and full-chip DRC and LVS issues.
  • Expert with IR/EM analysis and resolution.
  • Good understanding of full chip floor planning and integration.
  • Strong ability in scripting languages like Tcl and Python. Ability to make flow enhancements.
  • Demonstrated ability to work with RTL teams to optimize for physical design.
  • Skills in Design Compiler, Fusion Compiler, ICC2 or similar physical design tools.
  • BS or MS in Electrical Engineering.

Nice to have:

  • Knowledge of Synopsys tool suite is a plus.
  • Knowledge of CPU/GPU design a plus.
What we offer:
  • Build a breakthrough AI platform beyond the constraints of the GPU.
  • Publish and open source their cutting-edge AI research.
  • Work on one of the fastest AI supercomputers in the world.
  • Enjoy job stability with startup vitality.
  • Simple, non-corporate work culture that respects individual beliefs.

Additional Information:

Job Posted:
February 17, 2026

Employment Type:
Fulltime
Work Type:
Remote work
Job Link Share:

Looking for more opportunities? Search for other job offers that match your skills and interests.

Briefcase Icon

Similar Jobs for AI Silicon Physical Design Engineer

New

Principal Physical Design Manager

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
India , Bangalore
Salary
Salary:
Not provided
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Bachelor's or master’s in electrical or computer engineering or related field with 15+ years of experience
  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level
  • Experience in tapeouts of complex ASICs in leading edge technology
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Lead a team in defining implementation and execution plan for a schip/SOC
  • Execute the plan for successful tapeout by working with various stakeholders (RTL, IP, Methodology, DFT, Architecture etc)
  • Drive the to achieve the best performance, power, and area (PPA) for AI system-on-chips (SOCs)
  • Optimizing technology, libraries, physical design, RTL design, and architecture
  • Leading the team in defining the implementation and execution plan for a subchip/SOC
  • Collaborating with various stakeholders such as RTL designers, IP teams, Methodology experts, DFT engineers, and Architects to ensure a cohesive plan
  • Executing the defined plan to ensure successful tapeout of the subchip/SOC
  • Driving the team to achieve the best performance, power, and area (PPA) for AI system-on-chips
  • Optimizing technology choices, libraries, physical design methodologies, RTL design strategies, and architectural decisions to meet performance targets
  • Ensuring that the physical design aspects align with the overall project goals and timelines
  • Fulltime
Read More
Arrow Right
New

Principal Physical Design Manager

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Ability to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • Ability to provide proof of country of citizenship or proof of US residency or other protected status for export control assessment
  • Bachelor's or master’s in electrical or computer engineering or related field with 10+ years of experience
  • Experience in physical design implementation, signoff at block / sub system / sub-chip / SoC level
  • Experience in tapeout of complex ASICs in leading edge process node technology
  • 8+ years of hands-on experience in EDA vendor tools such as Fusion Compiler, VCLP, Primetime, Formality, or Cadence Innovus and Conformal
Job Responsibility
Job Responsibility
  • Lead a team in defining implementation and execution plan for a schip/SOC
  • Execute the plan for successful tapeout by working with various stakeholders (RTL, IP, Methodology, DFT, Architecture etc)
  • Drive the team to achieve the best performance, power, and area (PPA) for AI system-on-chips (SOCs)
  • Optimizing technology, libraries, physical design, RTL design, and architecture
  • Collaborate with various stakeholders such as RTL designers, IP teams, Methodology experts, DFT engineers, and Architects
  • Provide technical guidance and mentorship to team members
  • Oversee the development and implementation of physical design flows and methodologies
  • Collaborate with cross-functional teams to address design challenges and optimize for manufacturability
  • Monitor progress, identify risks, and implement mitigation strategies
  • Keep abreast of the latest industry trends, tools, and techniques in physical design
  • Fulltime
Read More
Arrow Right

Principal Silicon Design Engineer

As CAD Manager you will be responsible for leading and optimizing the EDA enviro...
Location
Location
Malaysia , Penang
Salary
Salary:
Not provided
amd.com Logo
AMD
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • 10+ years of silicon EDA and/or digital ASIC design experience
  • PPA Power Performance Area Optimization
  • Virtuoso based custom Layout tools and flows
  • Calibre extraction flows, Totem & Redhawk for EM/IR
  • TCL, Python, PERL, or other scripting languages
  • 2+ years in one or more of these tools: Design compiler, IC Compiler, Fusion Compiler, Cadence Virtuoso and Custom Compiler
  • Physical aspect of VLSI designs
  • Strong written and verbal communication skills
  • Bachelors or Masters degree in Computer Engineering/Electrical Engineering
Job Responsibility
Job Responsibility
  • Lead and manage the CAD infrastructure team supporting multiple IC design projects
  • Establish and maintain standardized design flows and methodologies
  • Implement and support customized CAD flows for Fabric design groups
  • Enable the team in meeting the design and development targets by working closely with external tool vendors
  • Develop tools flows methodologies on digital back-end domains, sign-off flows for timing, power, EM/IR, DRC/LVS/DFM, etc.
  • Improve engineering efficiency while improving design quality in IP release process
  • Be single point contact for bugs and issues for custom and analog physical design team
  • Build flow in TCL, Python to ensure quality and faster executions
  • Understand different methodologies used across industry to adopt best practices
  • Leverage and deploy AMD AI systems to design teams
Read More
Arrow Right

Principal Logic Design Engineer

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Raleigh
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
  • Master's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
  • Bachelor's Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • This position will be required to pass the Microsoft Cloud Background Check upon hire/transfer and every two years thereafter
  • This role will require access to information that is controlled for export under export control regulations
  • As a condition of employment, the successful candidate will be required to provide either proof of their country of citizenship or proof of their US. residency or other protected status
  • To meet this legal requirement, and as a condition of employment, the successful candidate’s citizenship will be verified with a valid passport
Job Responsibility
Job Responsibility
  • Establish yourself as an integral member of a digital logic design team for the development of AI components with focus on micro-architectural based functions and features
  • Be responsible for the logic design/Register Transfer Level (RTL) entry, design quality including Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), power etc., and timing closure of high-performance digital IP
  • Collaborate with the verification team to ensure the implementation meets both architectural and micro-architectural intent
  • Interface with physical design (PD), design for test (DFT), and other teams to optimize tradeoffs within the design
  • Provide technical leadership through mentorship and strong teamwork
  • Fulltime
Read More
Arrow Right
New

Design Verification Engineer

Cerebras Systems builds the world's largest AI chip, 56 times larger than GPUs. ...
Location
Location
United States , Sunnyvale
Salary
Salary:
120000.00 - 240000.00 USD / Year
cerebras.net Logo
Cerebras Systems
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Advanced debugging and problem-solving skills
  • Deep knowledge of SystemVerilog testbench, DPI, and UVM
  • Excellent programming skills and knowledge of software engineering practices, including object-oriented design
  • Experience developing scalable and portable testbenches and components
  • Experience with verification methodologies and tools such as simulators, waveform viewers, build and run automation, coverage collection, and gate-level simulations
  • Proficient in scripting languages such as Python or Perl
  • Good interpersonal skills and the ability to work as a standout colleague are a must
  • Extremely self-motivated and eager to solve problems
  • 3+ years of Design Verification experience
Job Responsibility
Job Responsibility
  • Work with architects, designers, post-silicon, and software engineers, to ensure a high-quality design that works for silicon
  • Develop and implement verification strategies, detailed tests, and coverage plans based on micro-architecture
  • Create verification methodologies and reusable environments, including components such as stimulus, checkers, assertions, and coverage
  • Implement tests, manage regressions, gather coverage, and debug test failures
  • Collaborate with cross-functional teams, including architecture, RTL design, physical design, firmware, and validation
  • Analyze and debug complex issues across simulation, emulation, and silicon bring-up phases
  • Continuously enhances verification infrastructure and flows to improve efficiency and quality
  • Contribute to the evolution of the overall verification methodology and best practices across the organization
What we offer
What we offer
  • Build a breakthrough AI platform beyond the constraints of the GPU
  • Publish and open source their cutting-edge AI research
  • Work on one of the fastest AI supercomputers in the world
  • Enjoy job stability with startup vitality
  • Our simple, non-corporate work culture that respects individual beliefs
  • Fulltime
Read More
Arrow Right
New

Principal AI Network Architect

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the...
Location
Location
United States , Redmond
Salary
Salary:
139900.00 - 274800.00 USD / Year
https://www.microsoft.com/ Logo
Microsoft Corporation
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Master's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 7+ years technical engineering experience
  • OR Bachelor's Degree in Electrical Engineering, Computer Engineering, Mechanical Engineering, or related field AND 8+ years technical engineering experience
  • OR equivalent experience
  • Ability to meet Microsoft, customer and/or government security screening requirements
  • Microsoft Cloud Background Check
  • 5+ years of experience in designing AI backend networks and integrating them into large-scale GPU systems
  • Proven expertise in system architecture across compute, networking, and accelerator domains
  • Deep understanding of RDMA protocols (RoCE, InfiniBand), congestion control (DCQCN), and Layer 2/3 routing
  • Experience with optical interconnects (e.g., PSM, WDM), link budget analysis, and transceiver integration
  • Familiarity with signal integrity modeling, link training, and physical layer optimization
Job Responsibility
Job Responsibility
  • Spearhead architectural definition and innovation for next-generation GPU and AI accelerator platforms, with a focus on ultra-high bandwidth, low-latency backend networks
  • Drive system-level integration across compute, storage, and interconnect domains to support scalable AI training workloads
  • Partner with silicon, firmware, and datacenter engineering teams to co-design infrastructure that meets performance, reliability, and deployment goals
  • Influence platform decisions across rack, chassis, and pod-level implementations
  • Cultivate deep technical relationships with silicon vendors, optics suppliers, and switch fabric providers to co-develop differentiated solutions
  • Represent Microsoft in joint architecture forums and technical workshops
  • Evaluate and articulate tradeoffs across electrical, mechanical, thermal, and signal integrity domains
  • Frame decisions in terms of TCO, performance, scalability, and deployment risk
  • Lead design reviews and contribute to PRDs and system specifications
  • Shape the direction of hyperscale AI infrastructure by engaging with standards bodies (e.g., IEEE 802.3), influencing component roadmaps, and driving adoption of novel interconnect protocols and topologies
  • Fulltime
Read More
Arrow Right
New

MS Engineer

As a Networking Managed Services Engineer (L2) at NTT DATA, you'll take on a dev...
Location
Location
Indonesia , Jakarta Selatan
Salary
Salary:
Not provided
nttdata.com Logo
NTT DATA
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Proficiency in technologies such as Pulse Secure SSL VPN, Palo Alto, Fortinet, Cisco Nexus switches/routers/firewalls, and more familiarity with ticketing tools
  • At least one technical certification in the above-mentioned technologies
  • Strong planning skills, with the ability to anticipate and adapt to changing circumstances
  • Adaptability and resilience in a dynamic work environment
  • Ability to communicate and work effectively across different cultures and social groups
  • Proficiency in active listening and client-centric communication
  • A positive outlook and the ability to work well under pressure
  • A client-first attitude, always seeking to create positive client experiences
  • A bachelor's degree or equivalent qualification in IT/Computing, or equivalent work experience
Job Responsibility
Job Responsibility
  • Proactively monitoring, identifying, investigating, and resolving technical incidents and problems
  • Reviewing client requests and tickets, applying technical expertise to resolve them
  • Handling second-line support, incidents and requests of medium complexity
  • Proactively monitoring work queues, executing operational tasks, and updating tickets
  • Identifying, analysing, and logging issues before they escalate
  • Communicating with other teams and clients to provide support and ensure changes are executed with clear risk identification and mitigation plans
  • Highlighting key tickets and upcoming critical tasks for the next shift during shift handover
  • Escalating tickets to ensure the right focus from Centres of Excellence (CoE) and other teams
  • Collaborating with automation teams to optimize efforts and automate routine tasks
  • Coaching Service desk and L1 teams in both technical and behavioural skills
  • Fulltime
Read More
Arrow Right
New

Duty Manager

Be the Heart of the Action. Lead the Shift. Deliver the Game. At Powerleague, we...
Location
Location
United Kingdom , Bradford
Salary
Salary:
Not provided
jobs.360resourcing.co.uk Logo
360 Resourcing Solutions
Expiration Date
Until further notice
Flip Icon
Requirements
Requirements
  • Previous experience in retail, hospitality, leisure or sports venues
  • Confident communicator with a hands-on leadership style
  • High energy and ability to remain calm under pressure
  • Strong organisational and problem-solving skills
  • Customer-obsessed
  • Passion for sport, community and energy
Job Responsibility
Job Responsibility
  • Lead shifts to ensure smooth, safe and efficient daily club operations
  • Deliver exceptional customer service to players, teams and event guests
  • Manage bookings, leagues and match night activities
  • Supervise and motivate the team members on shift
  • Handle health and safety, compliance, and facility standards
  • Support promotional activities and community outreach
What we offer
What we offer
  • Competitive salary with performance-based bonus opportunities
  • Staff discounts off pitches and functions
  • Access to online benefits program with discounts at various locations
  • Access to Stream - financial wellbeing app allowing early access to pay
  • Employee Assistance Program
  • Career development through tailored training and progressions pathways
  • Be a part of a team who live and breathe sport and the community spirit
  • Fulltime
Read More
Arrow Right