CrawlJobs Logo

Filters

Location
Salary
Clear all filters

Asic Design Engineer Jobs

48 Job Offers

New
ASIC Design Engineer
Save Icon
Join HPE Networking Silicon Group as an **ASIC Design Engineer** in Sunnyvale, CA. You will architect and implement high-speed networking chips using Verilog/System Verilog, working on complex modules from specification to netlist. Ideal candidates have a Bachelor’s in EE (Master’s preferred) and...
Location Icon
Location
United States , Sunnyvale
Salary Icon
Salary
120000.00 - 243000.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
ASIC Design Verification Engineer
Save Icon
Location Icon
Location
India , Bangalore
Salary Icon
Salary
Not provided
duo.com Logo
Duo Security
Expiration Date
Until further notice
ASIC Design Verification Engineer
Save Icon
Location Icon
Location
India , Bangalore
Salary Icon
Salary
Not provided
Cisco
Expiration Date
Until further notice
Asic / Physical Design Engineer (Int, Senior and Principal)
Save Icon
Location Icon
Location
Canada , Ottawa
Salary Icon
Salary
Not provided
myticas.com Logo
Myticas Consulting
Expiration Date
Until further notice
Senior ASIC Design Verification Engineer
Save Icon
Location Icon
Location
India , Bengaluru
Salary Icon
Salary
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Asic Design Verification Engineer
Save Icon
Location Icon
Location
Canada , Markham; Ottawa
Salary Icon
Salary
128000.00 - 192000.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
Asic Rtl Design Engineer
Save Icon
Location Icon
Location
United States , Austin
Salary Icon
Salary
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
ASIC Design Verification Engineer
Save Icon
Location Icon
Location
United States , Austin
Salary Icon
Salary
Not provided
ericsson.com Logo
Ericsson
Expiration Date
Until further notice
Asic Design Engineer Iv
Save Icon
Seeking an experienced ASIC Design Engineer IV to lead complex FPGA and chip development. Requires a Bachelor's in EE with 8+ years, expertise in VHDL/Verilog, Xilinx FPGAs, Cadence Virtuoso, and ModelSim. You will own RTL design, verification, synthesis, and DFT for cutting-edge projects. This r...
Location Icon
Location
United States , Home
Salary Icon
Salary
101326.82 - 243486.84 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
ASIC Design Engineer III
Save Icon
Seeking an experienced ASIC Design Engineer III in Home, NY to lead FPGA and chip development. Requires 5+ years with VHDL/Verilog, Xilinx FPGAs, and Cadence Virtuoso. Key duties include RTL design, CDC/RDC verification, DFT, and FPGA prototyping. Enjoy comprehensive benefits like health insuranc...
Location Icon
Location
United States , Home, New York
Salary Icon
Salary
82437.89 - 198097.02 USD / Year
arcfield.com Logo
Arcfield
Expiration Date
Until further notice
Principal Engineer, ASIC Development Engineering (IO and High‑Speed Design)
Save Icon
Join our team in Bengaluru as a Principal Engineer for ASIC Development. You will design cutting-edge IO and high-speed interfaces (DDR4/5, HBM) for next-gen SoCs. We require 9+ years of experience with Cadence/Synopsys tools and deep expertise in circuit design and ESD. Lead critical projects an...
Location Icon
Location
India , Bengaluru
Salary Icon
Salary
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
ASIC Design Verification Engineer
Save Icon
Join our ASIC team in Santa Clara as a Design Verification Engineer. You will verify next-generation firewall ASICs using SystemVerilog, UVM, and advanced methodologies. This role involves creating test plans, developing testbenches, and ensuring coverage from simulation to silicon validation. Br...
Location Icon
Location
United States , Santa Clara
Salary Icon
Salary
106400.00 - 172150.00 USD / Year
paloaltonetworks.com Logo
Palo Alto Networks
Expiration Date
Until further notice
Principal ASIC Design Verification Engineer
Save Icon
Lead pre-silicon verification for next-gen firewall ASICs in Santa Clara. Define methodologies, architect test benches, and ensure coverage using SystemVerilog/UVM. Requires 5+ years' experience taking ASICs from concept to production. Expertise in simulation, emulation, and formal verification i...
Location Icon
Location
United States , Santa Clara
Salary Icon
Salary
173600.00 - 280700.00 USD / Year
paloaltonetworks.com Logo
Palo Alto Networks
Expiration Date
Until further notice
Asic design engineer
Save Icon
Join our PCIe IP Enablement team as an ASIC Design Engineer in Markham or Vancouver. You will architect and develop cutting-edge PCIe solutions using RTL design and front-to-back flows. We seek an expert with 10+ years' experience, low-power design skills, and PCIe protocol knowledge. Collaborate...
Location Icon
Location
Canada , Markham; Vancouver
Salary Icon
Salary
124000.00 - 186000.00 CAD / Year
amd.com Logo
AMD
Expiration Date
Until further notice
ASIC Engineer, Design Verification
Save Icon
Join Meta's cutting-edge hardware team as an ASIC Design Verification Engineer in Austin. You will verify complex IP/SoC designs using SystemVerilog/UVM and Python/TCL scripting. This role requires a Bachelor's degree and 1+ year of experience in UVM-based verification. We offer a competitive pac...
Location Icon
Location
United States , Austin
Salary Icon
Salary
132198.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
ASIC Engineer, Design Verification
Save Icon
Join Meta's cutting-edge hardware team as an ASIC Design Verification Engineer in Sunnyvale. You will develop verification plans, build testbenches using SystemVerilog/UVM, and ensure design quality for next-gen technologies. This role requires a Master's and 2+ years of experience in ASIC verifi...
Location Icon
Location
United States , Sunnyvale
Salary Icon
Salary
149000.00 - 162580.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
ASIC Engineer, Design Verification
Save Icon
Location Icon
Location
United States , Sunnyvale
Salary Icon
Salary
186000.00 - 192170.00 USD / Year
meta.com Logo
Meta
Expiration Date
Until further notice
ASIC Principal Design Engineer
Save Icon
Location Icon
Location
India , Bangalore
Salary Icon
Salary
Not provided
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Staff Engineer, ASIC Development Engineering (RTL Design)
Save Icon
Location Icon
Location
India , Bengaluru
Salary Icon
Salary
Not provided
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
ASIC Design Engineer
Save Icon
Location Icon
Location
United States , Milpitas
Salary Icon
Salary
95981.00 - 135896.00 USD / Year
sandisk.com Logo
Sandisk
Expiration Date
Until further notice
Previous 1 2 3 Next

About the Asic Design Engineer role

Explore a world of opportunity in ASIC Design Engineer jobs, a critical and highly specialized field at the heart of modern technology. ASIC (Application-Specific Integrated Circuit) Design Engineers are the master architects behind the custom silicon chips that power everything from smartphones and data centers to automotive systems and AI accelerators. Their work involves transforming abstract concepts and system requirements into tangible, high-performance, and power-efficient integrated circuits.

A career in ASIC design is typically segmented into two primary, interconnected domains: front-end and back-end design. Front-end engineers focus on the logical creation of the chip. They work closely with system architects to define specifications, then use Hardware Description Languages (HDLs) like Verilog or SystemVerilog to code the chip's functionality at the Register Transfer Level (RTL). A significant part of their role involves rigorous simulation and verification to ensure the design is logically flawless before it moves to the physical implementation stage. They develop complex testbenches and use advanced methodologies like UVM to catch bugs early, which is crucial given the immense cost of respinning a physical chip.

Back-end engineers, often called Physical Design Engineers, take the verified RTL and turn it into a physical blueprint ready for manufacturing. This intricate process involves synthesis, which converts the RTL into a gate-level netlist, followed by floorplanning, where the chip's layout is strategically mapped out. They then perform placement and clock tree synthesis (CTS) to optimize timing and power distribution, and routing, which connects all the millions of transistors. Throughout this process, they must continuously analyze and fix challenges related to timing, power integrity (EM/IR), and signal integrity to meet all performance and reliability goals, culminating in a final GDSII file sent for fabrication.

Typical responsibilities across these roles include collaborating with cross-functional teams including verification, architecture, and packaging; performing timing analysis; implementing design changes (ECOs); and running physical verification checks (DRC, LVS) to ensure the design is manufacturable. Professionals in this field are expected to have a strong foundation in digital logic design, computer architecture, and semiconductor physics. Proficiency with industry-standard EDA tools from vendors like Synopsys and Cadence is essential, as is experience with scripting languages like TCL, Perl, or Python to automate workflows. A bachelor's or master's degree in Electrical or Computer Engineering is a standard requirement, with senior positions demanding extensive experience and a proven track record of successful tape-outs, especially in advanced process nodes like 7nm and below.

The search for ASIC Design Engineer jobs leads to a rewarding career for those who are detail-oriented, adept at problem-solving, and passionate about building the foundational technology of tomorrow. If you have a blend of creative engineering and analytical rigor, this profession offers a challenging and impactful path in shaping the future of electronics.