CrawlJobs Logo
Briefcase Icon
Category Icon

Asic Design Engineer United States, San Jose Jobs

1 Job Offers

Filters
Asic Physical Design Engineer
Save Icon
Join our team in San Jose as an ASIC Physical Design Engineer. You will lead large SoC implementations from RTL to GDSII, focusing on floorplanning, power grid, and clock network design. We require 7+ years of experience in full-chip physical design and verification. We offer a comprehensive bene...
Location Icon
Location
United States , San Jose
Salary Icon
Salary
148000.00 - 340500.00 USD / Year
https://www.hpe.com/ Logo
Hewlett Packard Enterprise
Expiration Date
Until further notice
Explore a world of opportunity in ASIC Design Engineer jobs, a critical and highly specialized field at the heart of modern technology. ASIC (Application-Specific Integrated Circuit) Design Engineers are the master architects behind the custom silicon chips that power everything from smartphones and data centers to automotive systems and AI accelerators. Their work involves transforming abstract concepts and system requirements into tangible, high-performance, and power-efficient integrated circuits. A career in ASIC design is typically segmented into two primary, interconnected domains: front-end and back-end design. Front-end engineers focus on the logical creation of the chip. They work closely with system architects to define specifications, then use Hardware Description Languages (HDLs) like Verilog or SystemVerilog to code the chip's functionality at the Register Transfer Level (RTL). A significant part of their role involves rigorous simulation and verification to ensure the design is logically flawless before it moves to the physical implementation stage. They develop complex testbenches and use advanced methodologies like UVM to catch bugs early, which is crucial given the immense cost of respinning a physical chip. Back-end engineers, often called Physical Design Engineers, take the verified RTL and turn it into a physical blueprint ready for manufacturing. This intricate process involves synthesis, which converts the RTL into a gate-level netlist, followed by floorplanning, where the chip's layout is strategically mapped out. They then perform placement and clock tree synthesis (CTS) to optimize timing and power distribution, and routing, which connects all the millions of transistors. Throughout this process, they must continuously analyze and fix challenges related to timing, power integrity (EM/IR), and signal integrity to meet all performance and reliability goals, culminating in a final GDSII file sent for fabrication. Typical responsibilities across these roles include collaborating with cross-functional teams including verification, architecture, and packaging; performing timing analysis; implementing design changes (ECOs); and running physical verification checks (DRC, LVS) to ensure the design is manufacturable. Professionals in this field are expected to have a strong foundation in digital logic design, computer architecture, and semiconductor physics. Proficiency with industry-standard EDA tools from vendors like Synopsys and Cadence is essential, as is experience with scripting languages like TCL, Perl, or Python to automate workflows. A bachelor's or master's degree in Electrical or Computer Engineering is a standard requirement, with senior positions demanding extensive experience and a proven track record of successful tape-outs, especially in advanced process nodes like 7nm and below. The search for ASIC Design Engineer jobs leads to a rewarding career for those who are detail-oriented, adept at problem-solving, and passionate about building the foundational technology of tomorrow. If you have a blend of creative engineering and analytical rigor, this profession offers a challenging and impactful path in shaping the future of electronics.

Filters

×
Category
Location
Work Mode
Salary