Palo Alto Networks - United States, Santa Clara, Engineering

Join a top-tier ASIC team in Santa Clara as a Sr Design Verification Engineer, driving next-gen firewall ASICs from concept to mass production. Leverage SystemVerilog and UVM to architect test benches, define coverage, and debug across simulation, emulation, and formal verification. Ideal candida...