Job offers - CrawlJobs

Astera Labs - Israel, Engineering

7 Job Offers

Job Offers

Staff/ Principal Physical Design STA Engineer

Save Icon
Astera Labs seeks a Staff/Principal Physical Design STA Engineer in Haifa to drive STA flows and timing sign-off for advanced AI infrastructure chips. Requires 6+ years of STA expertise, SDC constraints, and OCV/AOCV/POCV margining.
Location Icon
Location
Salary Icon
Salary
Not provided
Astera Labs
Expiration Date
Until further notice

Staff Physical Design Engineer - SoC EMIR Engineer

Save Icon
Join Astera Labs in Haifa as a Staff Physical Design Engineer specializing in SoC EMIR. Requires 7+ years of EMIR/Power Integrity experience, expertise in RedHawk or Voltus, and FinFET node knowledge.
Location Icon
Location
Salary Icon
Salary
Not provided
Astera Labs
Expiration Date
Until further notice

Staff / Principal ASIC Design Engineer

Save Icon
Join Astera Labs as a Staff/Principal ASIC Design Engineer in Haifa. Lead RTL design from micro-architecture to backend, driving PPA targets with Verilog/SystemVerilog expertise. Shape AI connectivity solutions.
Location Icon
Location
Salary Icon
Salary
Not provided
Astera Labs
Expiration Date
Until further notice

Senior ASIC Design Engineer

Save Icon
Join Astera Labs as a Senior ASIC Design Engineer in Haifa District. Lead RTL design from micro-architecture to backend, using Verilog/SystemVerilog and EDA tools to deliver high-performance, power-efficient AI connectivity solutions.
Location Icon
Location
Salary Icon
Salary
Not provided
Astera Labs
Expiration Date
Until further notice

Senior/ Staff Physical Design Engineer

Save Icon
Join Astera Labs as a Senior/Staff Physical Design Engineer in Tel Aviv. Lead RTL2GDS implementation, STA signoff, and advanced node work (7nm and below) while shaping a founding backend team.
Location Icon
Location
Salary Icon
Salary
Not provided
Astera Labs
Expiration Date
Until further notice

DFT Engineer

Save Icon
Join Astera Labs as a DFT Engineer in Haifa District. Drive DFT architecture (JTAG, MBIST, Scan, ATPG) for next-gen connectivity platforms. Requires 4+ years DFT experience and scripting skills in Tcl, Perl, or Python.
Location Icon
Location
Salary Icon
Salary
Not provided
Astera Labs
Expiration Date
Until further notice

System Validation manager 

Save Icon
Lead System Validation Engineering at Astera Labs in Haifa. Manage post-silicon validation for PCIe and AI fabric switch products. Requires 8+ years in silicon validation, 4+ years leadership, and strong Python automation skills.
Location Icon
Location
Salary Icon
Salary
Not provided
Astera Labs
Expiration Date
Until further notice